Girish Varatkar
Girish Varatkar
Masters StudentOn-chip Communication Aware Scheduling Analysis and Synthesis of Traffic for Multimedia Applications
Map
Contact
Prof. Radu Marculescu
System Level Design Group
Electrical and Computer Engineering
The University of Texas at Austin
radum@utexas.edu
Join Us
We are actively looking for smart and passionate students like you!
Join the team and be at the forefront of machine learning, network science, and systems design.
Join Us