Futurists often speak of society’s inevitable technological “singularity,” a point in the near future where computers will become ubiquitous units, seamlessly integrated in everyday objects. This trend is already being foreshadowed by manycore processing via the network-on-chip approach, a novel paradigm which implements on-chip networks that enable platforms with extreme parallel capabilities. Our group seeks to develop new machine learning, optimization, and resource management techniques which can enable such a fundamental shift for energy-efficient, cost-effective, large-scale distributed computational platforms for both embedded and high-performance applications.
Switching Activity Estimation Based on Conditional Independence Technical Report
RT-level power analysis using information theoretic measures Technical Report
USC Technical Report CENG 95-25 1995.
Switching activity analysis considering spatiotemporal correlations Proceedings Article
In: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, pp. 294–299, 1994.
Logic Level Power Estimation Considering Spatiotemporal Journal Article
Worst-case analysis for pseudorandom testing Proceedings Article
In: Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium, pp. 187–193, IEEE 1993.