Futurists often speak of society’s inevitable technological “singularity,” a point in the near future where computers will become ubiquitous units, seamlessly integrated in everyday objects. This trend is already being foreshadowed by manycore processing via the network-on-chip approach, a novel paradigm which implements on-chip networks that enable platforms with extreme parallel capabilities. Our group seeks to develop new machine learning, optimization, and resource management techniques which can enable such a fundamental shift for energy-efficient, cost-effective, large-scale distributed computational platforms for both embedded and high-performance applications.
Information theoretic measures for power analysis [logic design] Journal Article
In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp. 599–610, 1996.
Improving the efficiency of power simulators by input vector compaction Proceedings Article
In: Proceedings of the 33rd annual Design Automation Conference, pp. 165–168, 1996.
Vector Compaction Using Hierarchical Markov Models Technical Report
Efficient power estimation for highly correlated input streams Proceedings Article
In: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, pp. 628–634, 1995.
Information theoretic measures of energy consumption at register transfer level Proceedings Article
In: Proceedings of the 1995 international symposium on Low power design, pp. 81–86, 1995.