Embedded Systems

Embedded systems are computer systems that perform dedicated functions while being parts of a larger system. Our research targets primarily heterogeneous many-core System on a Chip (SoC) platforms where communication happens via the network-on-chip. These SoCs should be designed to meet aggressive performance requirements, while coping with limited battery capacity, thermal design power, and real-time constraints. Over the years, we have considered deterministic, probabilistic, and statistical physics-inspired design paradigms. Lately, our research targets machine learning approaches (e.g., imitation and reinforcement learning) for performance and energy optimization and resource management in heterogeneous SoC platforms.

Embedded Systems

Selected Publications

150 entries « 3 of 25 »

Joardar, Biresh Kumar; Kim, Ryan Gary; Doppa, Janardhan Rao; Pande, Partha Pratim; Marculescu, Diana; Marculescu, Radu

Learning-based application-agnostic 3D NoC design for heterogeneous manycore systems Journal Article

In: IEEE Transactions on Computers, vol. 68, no. 6, pp. 852–866, 2018.

Links | BibTeX

Joardar, Biresh Kumar; Doppa, Janardhan Rao; Pande, Partha Pratim; Marculescu, Diana; Marculescu, Radu

Hybrid on-chip communication architectures for heterogeneous manycore systems Proceedings Article

In: 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1–6, IEEE 2018.

Links | BibTeX

Kim, Ryan Gary; Choi, Wonje; Chen, Zhuo; Doppa, Janardhan Rao; Pande, Partha Pratim; Marculescu, Diana; Marculescu, Radu

Imitation learning for dynamic VFI control in large-scale manycore systems Journal Article

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 9, pp. 2458–2471, 2017.

Links | BibTeX

Joardar, Biresh Kumar; Choi, Wonje; Kim, Ryan Gary; Doppa, Janardhan Rao; Pande, Partha Pratim; Marculescu, Diana; Marculescu, Radu

3D NoC-enabled heterogeneous manycore architectures for accelerating CNN training: performance and thermal trade-offs Proceedings Article

In: 2017 Eleventh IEEE/ACM International Symposium on Networks-on-Chip (NOCS), pp. 1–8, IEEE 2017.

Links | BibTeX

Choi, Wonje; Duraisamy, Karthi; Kim, Ryan Gary; Doppa, Janardhan Rao; Pande, Partha Pratim; Marculescu, Diana; Marculescu, Radu

On-chip communication network for efficient training of deep convolutional networks on heterogeneous manycore systems Journal Article

In: IEEE Transactions on Computers, vol. 67, no. 5, pp. 672–686, 2017.

Links | BibTeX

Choi, Wonje; Duraisamy, Karthi; Kim, Ryan Gary; Doppa, Janardhan Rao; Pande, Partha Pratim; Marculescu, Radu; Marculescu, Diana

Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms Proceedings Article

In: Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 1–10, 2016.

Links | BibTeX

150 entries « 3 of 25 »